# DESIGN OF ZIGBEE RF FRONT END IC IN 2.4 GHz ISM BAND

#### SUCHITAV KHADANGA RFIC TECHNOLOGIES, BANGALORE, INDIA

http://www.rficdesign.com

#### **Team-RV COLLEGE**

Ashray V K 1RV12EC031

D V Raghu 1RV12EC050

Sanjith P Hemagiri 1RV12EC136

Rahul Verma 1RV13EC420

## **Outline**

- **➤** Introduction to ZigBee
- > Objectives
- > Motivation
- **➤** Block Diagram
- > Specifications
- > Methodology

# **Introduction to ZigBee**

- ➤ Based on IEEE 802.15.4 standard
- > Supports 3 operating bands-
  - 868 MHz for Europe,
  - 915 MHz for US,
  - 2.4 GHz for the rest of the world
- ➤ IEEE 802.15.4 defines the radio physical and MAC layers whereas ZigBee defines the network, security and application frameworks for an IEEE 802.15.4-based system
- > Suitable for simpler and less expensive wireless personal area networks

# **Objectives**

To design, integrate and analyse the following components to fabricate a RF Front End IC for ZigBee applications in 180nm:

- > Transmitter path consisting of the Power Amplifier (PA).
- > Receiver path consisting of the Low Noise Amplifier (LNA).
- > Switching circuitry to select transmit and receive paths.
- > The associated matching networks.
- > The harmonic filter.


#### **Motivation**

- > Development of IoT: need for low cost and low power device for wireless communication
- ➤ Applications of ZigBee:
  - Energy Management and Efficiency.
  - Home Automation.
  - Building Automation.
  - Industrial Automation.
  - Bio-Medical Applications.

# Methodology

Understanding the specifications of RF transmitter and receiver
Literature survey
<u> </u>
Theoretical comparision of architectures for implementing RF transmitter and receiver
Design of the blocks on paper for LNA, PA, switching circuitry, matching network & harmonic filter
Cadence design simulation for individual blocks and integrating them
Layout of the design
DRC check for the design
7
LVS check
7
Post extraction simulation
Converting design to GDSII for fabrication

# **Block Diagram**



# **Specifications**

#### **Transmitter Path Parameters**

Supply Voltage	3.3 V		
Operating Frequency Band	2.4 GHz to 2.5 GHz		
Output P1dB	18 dBm		
Saturated Output Power	20 dBm		
Small Signal Gain	24 dB		
Input/Output Impedance	50 ohm		
TX Quiescent Current	18 mA		
TX High Power Current	90 mA		

#### **Receiver Path Parameters**

Supply Voltage	1.2 V		
Operating Frequency Band	2.4 GHz to 2.5 GHz		
Noise Figure	2.5 dB		
Gain	12 dB		
Input P1dB	-10 dBm		
Input/Output Return loss	12 dB		
RX Quiescent Current	10 mA		
RF Port Impedance	50 ohm		



#### **Extra Information**


#### Academic Pricing

	Prices			
Prototype Manufacturing Technology through CMC	Canadian Academic Peer- Reviewed Price	Canadian Academic Price	Note	
Microelectronics	\$/mm <sup>2</sup>	\$/mm <sup>2</sup>		
STMicroelectronics 28nm CMOS FD SOI (through CMP)	\$4,000 See Fab Schedule To Apply	\$12,000 <u>Apply Now!</u>	Minimum charge is for a 1.25-mm <sup>2</sup> design.	
TSMC 65nm CMOS GP (through MOSIS)	\$2,250 See Fab Schedule To Apply	\$8,950 <u>Apply Now!</u>	Minimum charge is for a 1.1 x 1.1 mm <sup>2</sup> design.	
TSMC 65nm CMOS LP (through MOSIS)	N/A	Contact fab@cmc.ca.		
TSMC 90nm CMOS (through MOSIS): CRN90G	N/A	Contact fab@cmc.ca.		
GF (IBM) 0.13μm CMOS (through MOSIS): CMOSP13	\$600 See Fab Schedule To Apply	\$2,000 <u>Apply Now!</u>	Minimum charge is for a 1-mm <sup>2</sup> design.	
TSMC 0.18μm CMOS (through MOSIS): CMOSP18	\$800 See Fab Schedule To Apply	\$1,425 <u>Apply Now!</u>	Minimum charge is for a 1.1 x 1.1 mm <sup>2</sup> design.	
TSMC 0.35μm CMOS (through MOSIS): CMOSP35	\$200 See Fab Schedule To Apply	\$525 Apply Now!	Minimum charge is for a 1.1 x 1.1 mm <sup>2</sup> design.	
AMS 0.35µm CMOS - Standard (through CMP): AMSP35	\$225 See Fab Schedule To Apply	\$1,000 <u>Apply Now!</u>		
AMS 0.35µm CMOS - Opto (through CMP): AMSP35	\$225 See Fab Schedule To Apply	\$1,250 Apply Now!		

A 65-nm mask set can cost 1.8 times that of a 90-nm set, while a 45-nm mask set can cost 2.2 times that of a 65-nm set.


- EE Times 10/7/2010


## **CMOS RF INTEGRATED CIRCUITS**




#### **MOSFET**

- ➤ Basic structure of MOSFET
- > Formation of channel
- ➤ Different regions of operation: Cut-off, ohmic and saturation
- Final model of the MOSFET after considering all the capacitances-  $C_{gs}$ ,  $C_{gd}$ ,  $C_{gb}$ ,  $C_{sb}$ ,  $C_{db}$ ; gate resistance, contact resistance, inductance
- ➤ Metrics of MOSFET:
  - Transition frequency,  $f_T = \frac{g_m}{2\pi (C_{gs} + C_{gd})}$
  - Max frequency,  $f_{MAX} = \frac{1}{2} \frac{f_T}{\sqrt{2\pi \times f_T \times C_{gd}(R_g + R_s) + \frac{R_g + R_s}{r_o}}}$






#### **BASIC RF TRANSCEIVER**



# **PRE-REQUISITES**


- RLC
- Distributed Networks
- Elements of an IC
- MOSFETS

#### Reflection coefficient



$$Z_S = Z_O$$
  $\longrightarrow$  No echo's allowed


$$Z_L = Z_O$$
 No reflection




$$Z_S = Z_O = Z_L$$

- Input of LNA has to be matched to  $Z_0$  of antenna.
- Output of PA has to matched to  $Z_0$  of antenna.


#### TRANSMISSION MEDIA & REFLECTION




$$\Gamma = \frac{Z - Z_0}{Z + Z_0}$$




• When a wave is launched part of the energy is absorbed by load and part of it is reflected to source, at source, part of it is absorbed and remaining part is reflected back








- As time progresses to infinity, the voltage at source is equal to load and is equal to load to half.
- $\triangleright$  When load Z is equal to  $Z_0$  then no reflection



 $\triangleright$  When load Z is not equal to  $Z_0$  then no reflection









- For no reflection:-
  - $\star Z_{LNAS} = Z_1 = Z_{MIXERL}$
- Typical value of characteristic impedance is:-
  - $75\Omega$  used for cable TV and all kind of T.V.
  - $50\Omega$  application other than T.V.

- For no reflection:-
  - $\Delta Z_s = Z_o$  of antenna

#### TRANSMISSION MEDIA & REFLECTION






- For no reflection:
  - $ightharpoonup R_L = Z_O$
  - >  $R_S = Z_O$
  - $R_L = R_S = Z_O$

- To get maximum power received means
  - ➤ No reflection
  - ➤ Pout = Pin x Power Gain

• GSM phone has sensitivity of -100dBm=0.1pW which is extremely low. That's why maximum power transfer is important.

# Pout Pwasted as heat



#### **POWER GAIN**

• Law of Conservation:

$$\triangleright$$
 Pin = Pout + Pwasted


• Power Gain= Pout/Pin


• 
$$P_{load} + P_{wasted} = P_{signal} + P_{power supply}$$


• Quality Factor = (w).(Peak energy stored) / (average power consumed)


# **RLC Network**


Parallel RLC Series RLC













# **RLC Circuits**

#### **SERIES RLC**


$$Q = \frac{1}{\omega_0 RC} = \frac{\omega_0 L}{R} = \frac{1}{R} \sqrt{\frac{L}{C}}$$




#### **PARALLEL RLC**



#### **RLC Circuits**






Transient Response of RLC Circuit for Step input

#### Example:

For GSM system, Center Frequency,  $w_0$  is 800MHz, channel spacing is 200KHz, calculate the Q factor. Is it possible to make an IC for the following system with the calculated Q?

 $Q=(w_2-w_1)/w_0$ , Q=4000. Not Possible, Since in an IC we can achieve maximum upto 10 or 15, above that we have to use discrete components to achieve max of 100.


#### **RLC Circuits**



Why do we need Matching?




- ☐ Maximum Power Transfer
- ☐ Avoid Reflections






- Matching Topologies:
- ☐ Transformer
- LC network
  - ☐ L-Match
  - $\square$   $\pi$ -Match
  - ☐ T-Match
  - ☐ Tapped L/C Match




#### **Transformer**

- Ideal Transformers do not exist
- Its not lossless (Cu, Core)




$$N_s/N_p = \sqrt{(Z_g/Z_l)}$$


#### L-Match




• Compute Q,L,C.




#### L-Match





- Only 2 Degrees of freedom, (L,C)
- Bandwidth limited due to Q







#### Tapped L/C Match






#### Tapped L/C Match






Comparision of Matching Networks



#### **RESISTORS AND CAPACITORS**

- > PASSIVE DEVICES does not need power supply
- Examples- R,L,C,M wires, diodes

- ➤ **ACTIVE DEVICES** need power supply.
- Examples- MOS,BJT,JFET etc.




A = w.h


 $R = \rho l/A = (\rho/h).(l/w)$ 

#### **Resistors:**

> made up of polysilicon or metal.


# **Capacitor**






- Net capacitance,  $C = A \epsilon / d + fringing capacitance$
- Fringing capacitance α (έ/d) (perimeter x height / fuzz factor)

# **Capacitor on IC:**





- ➤ Area, Distance, Perimeter is important
- Fringing capacitance is important in normal capacitance when the distance between two plates is comparable than length at
- ➤ With MOSFET, well controlled, high density capacitance is achieved.

# **Passive IC Components: INDUCTORS**


- Inductors resist change in magnetic flux thereby, induce an emf potential to oppose the change.
- · Inductance depends on


$$L = \frac{1}{l}\mu_0 K N^2 A$$

- Non Idealities :
- ☐ Copper Losses
- ☐ Core Losses

Amount of power lost in Incuctor :  $i^2xR_{copper}$ 


$$R_{copper} = L \times \frac{\rho}{w}$$





# **Passive IC Components: INDUCTORS**

• Inductors resist change in magnetic flux thereby, induce an emf potential to oppose the change.



### **Inductors and Wires**

#### **Inductors**

- ➤ Below resonant frequency, parallel LC N/W acts more like a inductor and above, it acts more like a capacitor
- ➤ While doing layout of the inductor
  - The top metal layer can be chosen to reduce the parasitic capacitance
  - The gap between the wires can be increased to reduce the turn-to-turn capacitance
  - The thickness of the wire can be increased to reduce the resistance of the wire
- > To reduce Eddy currents
  - Can use the top most metal layer to increase the gap b/w inductor and substrate
  - Can use a more resistive substrate but is limited by the Latch-up problem. So use trenches and blocking mechanism to increase the resistivity


### **Inductors and Wires**

#### Wires


ightharpoonup Has resistance of  $R=\frac{\rho*L}{\pi*R^2-\pi*(R-d)^2}$  where skin depth,  $d=\sqrt{\frac{2}{\mu*\sigma*\omega}}$ 

R (

- ightharpoonup Have Inductance per unit length of , L' =  $\frac{\mu}{\pi}$  ln(h/r)
- ➤ Observations:
  - Longer the wire, more the inductance
  - More the separation b/w the wire and substrate, more is the inductance of the wire




Substrate




i(t)

### Wires

- Wire also has capacitance per unit length of  $C' = \frac{w}{h} * \epsilon * (1 + \frac{1}{K})$ 
  - where K-fuzz factor
- ➤ Observations:
- As h increases. C' also increases, but L' decreases
- As w increases, C' also increases, but L' decreases
- ➤ Therefore, for any wire L'\*C'= a constant
- ➤ The model of the wire at RF frequencies is as shown:





### **Transmission Lines**

The characteristic impedance of the wire as a function of R', L', G', C' and frequency is

$$Z_{o} = \sqrt{\frac{R' + j * \omega * L'}{G' + j * \omega * C'}}$$


- ➤ If there exists reflections, then the shape of the input signal will be distorted as the signal takes time to settle to its final value.
- ➤ Voltage at any point on the wire is the sum of both the forward and backward moving wave
- ➤ The reflection coefficient at the load end is given by

$$Z_o = \frac{Z_L - Z_O}{Z_L + Z_O}$$

➤ Reflection coefficient is a function of frequency and hence, it is different for different frequencies

#### **Motivation:**

- Noise of a system is greatly influenced by the first stage in a system.
- Increasing gain of the first stage also reduces the overall noise factor.
- Example:




➤ Nf of system drops is 1.5 when stage 1 has 20db as a gain


- First stage in the receiver side needs to be an amplifier.
- From the previous study, the first stage needs to have low noise and high gain.
- ➤ Hence, the low noise amplifier.
- > Requirements of a low noise amplifier :
  - Large Gain
  - Low noise figure
  - Linearity
  - ❖ Input and output Matching

### **Matching at input side:**

#### Consider the following:



- Input at gate side of the Mosfet looks like a capacitor.
- One solution could be to add a resistor at the input, considering the matching network takes care of the capacitance.




#### **Advantages**

- ✓ Input matching is achieved.
- ✓ Good gain may be achieved.

#### **Disadvantages**


- ➤ Additional R<sub>s</sub> contributes to additional noise.
- ➤ NF is atleast 2, i.e greater than 3dB atleast.
- ➤ Thus, horrible NF even before considering the Mosfet.

#### Other possible design solutions:



#### Disadvantages:

- 1) Channel noise adds up to the noise
- 2) Depends on g<sub>m</sub> of the device.




#### Disadvantages:


Resistor is used here, and thus adds up to the noise. Use of resistors here is not recommended.

Still, used in some applications like oscilloscopes and active probes.


### First cut design:



Analysing using small signal model




### First cut design:



- > Z cannot be a resistor, as we minimise use of resistors due to its contribution to noise.
- > Z cannot be a capacitor as this will result in a negative resistance and would lead to positive feedback circuitry.
- Hence, using Z as an inductance would be a solution and  $Z_{in}$  would seem to have a resistive component of  $gm*(L_s / C_{gs})$  which wont generate noise.
- When Z is used as inductance, the remaining  $L_s$  and  $C_{gs}$  can be tuned out with resonant frequency:

$$f_0 = \frac{1}{2\pi\sqrt{L_S*C_{gs}}}$$


#### Load side:



- $\triangleright$  Gain here is approximately  $\frac{Load\ Impedance}{Degeneration\ Impedance}$
- > This gain might not be good enough.
- ➤ Also, C<sub>gd</sub> here can cause instability.
- ➤ Hence, cascoded structure can be a good idea.


We also need to make sure that the first drain node needs to be a low impedance node since analysis of input side would change otherwise.

#### Load side:




- ➤ At this point too, impedance matching need to be done to get good gain.
- ➤ Impedance looking at load of M<sub>2</sub> should be same as impedance looking towards the source side of M<sub>2</sub>
- ➤ This would then allow a proper matching to transfer the required power and get a desirable gain.

### Load side:



- $\triangleright$  Z<sub>d</sub> is like a huge inductance.
- > Thus, Z will finally look like large inductance.
- ➤ This will be able to drive load capacitances well.

#### FINAL LNA DESIGN





- > Matching is achieved here.
- > Decent gain is achieved due to cascade stage.
- ➤ Noise of the circuit depends on the channel noise of the first stage mosfet.
- $\triangleright$  The channel noise of the first mosfet depends on the  $C_{gs}$  of the device which in turn depends on the device geometry.
- ➤ Channel noise of the second mosfet doesn't play a significant role as it gets divided by the large gain.

Future work includes more insight into other topologies which includes noise cancellation techniques.

# **Power Amplifiers**


- > Important parameters of Power Amplifier-
  - > Efficiency
  - > Linearity
- ➤ Generic structure of Power Amplifier-
- > Class A Power Amplifier
  - Max Efficiency-50%
  - Conduction Angle- 100%






# **Power Amplifiers**

- Class B Power Amplifier
  - Max Efficiency-78.5%
  - Conduction Angle- 50%







# **Power Amplifiers**

➤ Class C Power Amplifier

• Max Efficiency- 
$$\eta = \frac{2*\phi - \sin(2*\phi)}{4*(\sin(\phi) - \phi*\cos(\phi))}$$

■ Conduction Angle- 50%





Valuable suggestions

Thank You