Aim: To design an inverter, nand & nor and perform the following operations

- 1) Schematic simulation
- 2) Calculation of rise time, fall time, delay, power consumption.
- 3) Creation of layout and performing DRC, LVS and RCX.
- 4) Performing post layout simulation

## **Procedure:**

A schematic was done for the inverter and its functionality was verified. •




Figure 1 Schematic of Inverter




Figure 2 Functional verification of Inverter

- Sizing was done so that the switching threshold was half of V<sub>dd</sub> and it was made sure that rise and fall times of the outputs are nearly equal. W<sub>n</sub> was decided to be 2u and W<sub>p</sub> as 9.1255u.
- Output rise and fall times were calculated to be 101p s and 95p s respectively, when input rise and fall times were both kept at 500p s. These were done using the rise and fall time functions in the calculator.




Figure 3 Calculation of rise time and fall time of the Inverter

• Average power consumption was calculated as 576.7n W. Static power dissipation was found by making sure that there was no switching activity in the circuit and it was found to be 14.11p W.




Figure 4 Total power consumption of the Inverter




Figure 5 Static power consumption of the Inverter

• Output delays were also calculated using calculator in waveform window. Output rise delay was found as 95p s and output fall delay was found as 108p s.




Figure 6 Calculation of Rise delay and Fall delay of Inverter

- Layout was created for the schematic and following tests were conducted
  - o DRC
  - o LVS




Figure 7 Layout of Inverter

• RC extraction was done for the layout and a netlist was created to show all the resistance and capacitance values in the extracted view.

| 🧠 Applications Places System 👌 🕸 🗾   | 🕢 V2 📣       | Fri Jan 8, 3:15 PM | RFIC |
|--|--------------|--------------------|------|
| I /home/RFIC/simulation/INVERTER/spectre/av_extracted/netlist/in   | nput.scs     | _                  | • ×  |
| Eile Edit View Help  |              | cād                | ence |
| <pre>// Generated for ispectra<br/>// Generated for ispectra<br/>// Design library name: RFIC_initial<br/>// Design cell name: INVERTER<br/>simulator langempectra<br/>simulator langempectra<br/>simulator langempectra<br/>inulator langempectra<br/>(ibal 0 vold)<br/>include '/now/cadence_ms_labs_614/nodels/spectre/gpdk.scs' section=stat<br/>// Viar name: FUC_initial<br/>// Viar name: FUC_initial<br/>// Viar name: INVERTER<br/>62 (Viar name: INVERTER<br/>63 (Viar name: INVERTER<br/>64 (Viar name: INVERTER<br/>64 (Viar name: INVERTER<br/>64 (Viar name: INVERTER<br/>65 (Viar name: INVERTER<br/>66 (Viar name: INVERTER<br/>67 (Viar name:</pre> |              |                    |      |
| ad=5.475p ps=19.45u pd=19.45u m=(1)*(1)<br>NMO (\1\:y \4\:a \1\:gnd! \2\:gnd! nmos1 w=2e-06 l=1.8e-07 as=1.2p \<br>ad=1.2p ps=5.2u pd=5.2u s=(1)*(1)   |              |                    |      |
| <pre>simulatorOptions options reltol=1e-3 vabstol=1e-6 labstol=1e-12 temp=27 \     tnom=27 scale=1,0 scale=1,0 gin1e=12 rForce=1 maxverns=5 \     digits=5 cols=80 pivrel=1e-3 sensfile="/psf/sens.output" \     checklinitdestpsf</pre>   |              |                    |      |
|  |              |                    |      |
| 64   |              | L1                 | C1   |
| 🛛 🖾 [RFIC@ca ] 🚺 virtuoso 🛛 🕍 [nor_tb] 📄 [procedure] ) 🚮 INVERTER 🖉 🛣 A  | DEL (6) C /I | home/RFI           |      |
| Figure 8 Netlist creation of the Inverter  |              |                    |      |

- Post layout simulation was done and the above parameters were calculated again and tabulated in the following table.
- The following are the screenshots of the tests done to the NAND and NOR gates.




Figure 9 Schematic of NAND gate




Figure 10 NAND Functionality check

| Applications Places System 📵 ≪ 🗹  | 😭 🕡 ٧ 🐗 🕅 Fri Jan 8, 12:16 PM 🛛 RFIC   |
|---|--|
| Virtuoso® Layout Suite XL Editing: RFIC_in  |  |
| Launch Eile Edit View Create Verify Connectivity Options Iools Window Assyrt  | a Optimize <u>P</u> lace Floorpl <u>an</u> <u>R</u> oute <u>H</u> elp <b>cãdence</b> |
| ∥⊨  | 🔍 » 🛛 Classic 🔽 🖬 🗔  |
| 🔩 🧠 🏂 🦯 🎕   🎐 👍 📙 💹 🦕 🔹    (F)Select:1 Sel(N):0 Sel(I)  | :0 Sel(0):1  X 14,3450 Y 14,5050 dX 7,9850 >   |
| Palette ? 🗗 🗙   |  |
| Layers 🗗 🗙  |  |
| 🗹 Valid 🔄 Used 🔄 Routing  |  |
| 🔍 Filter 🚽 🔻 🔹 🔹 🔹 🔹 🔹 🔹 🔹  |  |
| Metal1 drawing 🔽  |  |
| AV NV AS NS   |  |
| Name   Vis  Sel   |  |
| All Layers +-+-   |  |
| ∧ Layer V S ∧   |  |
|   |  |
| Nwell drw 🗹 🗹 📕   |  |
| Poly drw 🗹 🔽  |  |
| 🖬 Nimp drw 🗹 🗹  |  |
| 🗙 Pimp drw 🔽 🔽 – second sec | 🙎  |
| 🗌 Cont 🛛 🗹 🔽 🖉 🖉 🖉 a contra co     |  |
| 📓 Metall drw 🗹 🗹  | •  |
| Via1 drw 🗹 🗹  |  |
| 🕱 Metal2 drw 🗹 🗹 🛛  |  |
| 🔳 CapMetal drw 🗹 🗹 🖉 👘 da serie de la constance de la const   |  |
| 📕 Via2 drw 🗹 🗹 💟 🔹 tototo tototototototototototototototot   | · · · · · · · · · · · · · · · · · · ·  |
| Objects BX  |  |
| Objects VISA  |  |
| Instances 🗹 🗹 🗮   |  |
| Objects Grids   |  |
|   | N 1 2 1 2 1 2 1 2 1 2 1 2 1 2 1 2 1 2 1  |
|   |  |
| ** 💼 🕹 🎯 🖉 📲 🗱 🎤 🖷 🖷 🔅 🐲 🛃    🎟   |  |
| Select: PRBoundary  |  |
| <pre>"mouse L: mouseSingleSelectPt() M: vuiRcxInit()</pre>  | R: _lxHiMousePopUp()   |
| 19(57) >  | Cnd:   |
| 🔲 RFIC@cadenc) 🚺 virtuoso 🛛 📓 nand 🗖 🚮 nand   | [VLW] [C LVS Debug - n]  |
|   |  |

Figure 11 Layout of NAND gate




Figure 12 Schematic of NOR gate




Figure 13 NOR gate functionality test

| i Applications Places System 🍯 🅸 🗾                             |  |                                  | 9, 1:37 PM RFIC   |
|--|--|----------------------------------|-------------------|
| Virtuoso® Layout S   | uite L Editing: RFIC_initial nor layo  | out                              | _ • ×             |
| Launch Eile Edit View Create Ver <u>i</u> fy Connectivity Opti | ons <u>I</u> ools <u>W</u> indow Ass <u>y</u> ra Opti <u>m</u> ize <u>H</u> el | lp                               | cādence           |
| ि 🕞    🤊 🥜    🗘 📼 🗙 🕵 🛈 ⊨   હે                                 | » 🔍 » 🎝 » Classic  | <ul> <li>E</li> <li>Z</li> </ul> |                   |
| 🔩 🧠 🕂 🍕   🎐 🏰 📙 🔹 »    (F)Select:6                             | Sel(N):1 Sel(I):0 Sel(0):6 X -5,1850   | Y 35,3700 dX -27,0900            | dY 13,0050 ×      |
| Palette ? .  |  |                                  |                   |
| Layers 🗗 🗙   | · · · · · <u>· · · · · · · · · · · · · · </u>                                  |                                  |                   |
| 🖌 Valid 🛄 Used 🛄 Routing                                       |  |                                  |                   |
| 🔍 Filter 🔽 👻   |  |                                  |                   |
| Nwell drawing  |  |                                  |                   |
| AV NV AS NS  |  |                                  |                   |
| Name   Vis Sel   | a a a a a sea a a a a a a a a a a a a a  |                                  |                   |
| All Layers + - + -   |  |                                  |                   |
|  |  |                                  |                   |
| Layer  , V   S   ∧   |  |                                  |                   |
| Nwell drw V V  |  |                                  |                   |
| Oxide drw VV   | <mark>.</mark>   |                                  |                   |
| 🗰 Poly drw 👿 👿 🖌   | an a                                       |                                  |                   |
| Nimp drw 🗹 🗹   |  |                                  |                   |
| Pimp drw 🗹 🗹 🛛 🗛 🖉   |  |                                  |                   |
| Cont drw 🗹 🗹 👘 👘 🖉   |  |                                  |                   |
| Metall drw 🗹 🗹   |  |                                  |                   |
| Via1 drw 🗹 🗹   |  |                                  |                   |
| 🛛 Metal2 drw 🗹 🗹 👘 dia dia dia dia dia dia dia dia dia         |  |                                  |                   |
| CapMetal drw 🗹 🗹   |  |                                  |                   |
| Via2 drw 🗹 🗹   |  |                                  |                   |
| 🛛 Metal3 drw 🗹 🗹 🔽 🛛 🗤 🗤 🗤 🗤 🗤 🗤 🗤 🗤 🖌                         |  |                                  |                   |
| Objects BX   |  |                                  |                   |
| Objects VS   |  |                                  |                   |
| Instances V S  |  |                                  |                   |
| Pins V   |  |                                  |                   |
| Vias Vias  |  |                                  |                   |
| Objects Grids  |  |                                  |                   |
|  |  |                                  |                   |
| mouse L: mouseSingleSelectPt() M: hiGetCurrentk                | لمامow()->stopLevel = dbGetMaxHierDepth(                                       | )-1                              | _1xHiMousePopUp() |
| 2(7) >   |  | ind                              | Cmd:              |
|  | enc 🚺 virtuoso 📄 [nand   | ] 🚺 nor                          |                   |
| Figure 14 I  | layout of NOR gate   |                                  |                   |
| .igure 1 i   | ,  |                                  |                   |

## **Results:**

• The results are tabulated below.

| Parameters      | Pre-Layout Simulation | Post-Layout Simulation |
|-----------------|-----------------------|------------------------|
| Rise Time(s)    | 101p                  | 105p                   |
| Fall Time(s)    | 95p                   | 100p                   |
| Total Power(W)  | 576.7n                | 625n                   |
| Static Power(W) | 14.11p                | 14.11p                 |
| Rise Delay(s)   | 95p                   | 101p                   |
| Fall Delay(s)   | 108p                  | 112p                   |

## Table 1 Parameters of the Inverter

• Similar process was carried out for NAND and NOR gates too and the results are tabulated below.

| Parameters      | Pre-Layout Simulation | Post-Layout Simulation |
|-----------------|-----------------------|------------------------|
| Rise Time(s)    | 130p                  | 133p                   |
| Fall Time(s)    | 124p                  | 125p                   |
| Total Power(W)  | 1.086u                | 1.2u                   |
| Static Power(W) | 5.758p                | 7.5p                   |
| Rise Delay(s)-A | 131p                  | 132p                   |
| Fall Delay(s)-A | 130p                  | 130p                   |
| Rise Delay(s)-B | 155p                  | 155p                   |
| Fall Delay(s)-B | 135p                  | 135p                   |

## Table 2 Parameters of NAND gate

Table 3 Parameters of NOR gate

| Parameters      | Pre-Layout Simulation | Post-Layout Simulation |
|-----------------|-----------------------|------------------------|
| Rise Time(s)    | 130p                  | 133p                   |
| Fall Time(s)    | 124p                  | 125p                   |
| Total Power(W)  | 1.086u                | 1.2u                   |
| Static Power(W) | 5.758p                | 7.5p                   |
| Rise Delay(s)-A | 131p                  | 132p                   |
| Fall Delay(s)-A | 130p                  | 130p                   |
| Rise Delay(s)-B | 155p                  | 155p                   |
| Fall Delay(s)-B | 135p                  | 135p                   |