vlsi interview question

VLSI Interview Questions and answers
For the job seeker,
first
1. Go through VLSI book from beginning to the end
2. If possible solve all the problems at the end of the chapter
3. Most basic question is draw digital gates using transistors, difference between bipolar and cmos , analog and digital
4. Go through the details on your project
5. Refresh your circuit theory, basic LCR circuit , transfer function , ..

Additional questions can be reffered as

1. before going for these types of interview questions , study any good vlsi book
2. measure your capability by your shelf, you can go to any chapter end questions and see how many questions you can solve
3. for experienced professionals prepare one of your projects thoroughly, most common question for vlsi experienced professionals is explain one of the projects , remember you have to explain relevant experience which are suitable for the job requirement
4. for fundamentals you may be asked on deep sub micron technology , channel length modulation, mos characteristics, noise , ..

vlsi interview questions and answers

1) Give two ways of converting a two input NAND gate to an inverter
2) Given a circuit, draw its exact timing response. (I was given a Pseudo Random Signal Generator; you can expect any sequential ckt)
3) What are set up time & hold time constraints? What do they signify? Which one is critical for estimating maximum clock frequency of a circuit?
4) Give a circuit to divide frequency of clock cycle by two
5) Design a divide-by-3 sequential circuit with 50% duty circle. (Hint: Double the Clock)
6) Suppose you have a combinational circuit between two registers driven by a clock. What will you do if the delay of the combinational circuit is greater than your clock signal? (You can’t resize the combinational circuit transistors)
7) The answer to the above question is breaking the combinational circuit and pipelining it. What will be affected if you do this? What are the different Adder circuits you studied?
9) Give the truth table for a Half Adder. Give a gate level implementation of the same.
10) Draw a Transmission Gate-based D-Latch.
11) Design a Transmission Gate based XOR. Now, how do you convert it to XNOR? (Without inverting the output)
12) How do you detect if two 8-bit signals are same?
13) How do you detect a sequence of “1101? arriving serially from a signal line?
14) Design any FSM in VHDL or Verilog

additional questions

what is your roles and responsibilities in that project
what all cores where present in that chip
what is the technology like 130,90,65,45nm
what is the clock-frequency
how many clock-domains
what is the voltage value
what is the macro-count
what is the flip-flop count
what are the various analog macros
how many pads were there
what is your skew you had achieved
what is your insertion delays
what is your pll jitter
how did you model your uncertainities or variations
how many power-domains were there
did you have multi-VDD
if you had multi-VDD how did you handle insertion of level-shifters
what is the SSN(simultaneous switching noise) pad ratios used in your design.
how did you prevented noise in your chip
how many placeable instances
what is the cell-row utilization
is your design pad-limited or core-limited
did you multiplexed your pads
what type of package wafer bond or flip-chip
if flip-chip how did you distributed power bumps any special strategy
how many metal layers in your technology
did you used in house library or from any vendor
what is the die-area of your chip

vlsi interview 3

vlsi interview 3. Logic design questions, memory Interview question. 1. Multiples of 5 detector on an infinite width shift register. …
detail

vlsi interview 4

vlsi interview 4. VLSI Interview question what is the difference between mealy and moore state-machines. Ans: In the mealy state machine we can calculate …
detail

vlsi interview 5

vlsi interview 5. VLSI Interview question answers. Steps involved in designing an optimal padring. Ans: 1. Make sure you have corner-pads, across all the …
detail

vlsi interview question 1

vlsi interview question 1. 1. What happens if Vds is increased over saturation? 2. In the I-V characteristics curve, why is the saturation curve flat or …
detail

vlsi interview question 2

vlsi interview question 2. … vlsi interview question 2. 1. Explain how a MOSFET works, should explain in drawing of cross section of mosfet in cmos …
detail

vlsi interview 6

vlsi interview 6. … vlsi interview 6. Back to home page VLSI Interview question. What are the various Design constraints used while performing Synthesis …
detail

asic interview 1

2 Responses to “asic interview 1”. vlsi interview question says: August 1, 2009 at 4:41 pm. [...] asic interview 1 [...] interview question says: …
detail

asic interview 4

One Response to “asic interview 4”. vlsi interview question says: July 27, 2009 at 11:03 am. [...] asic interview 4 [...] …
detail

Verilog interview Question

One Response to “Verilog interview Question”. vlsi interview question says: July 23, 2009 at 6:53 am. [...] Verilog interview Question [...] …
detail
analog IC interview
16 Jan 2010 … 2 Responses to “analog IC interview”. vlsi interview question says: July 27, 2009 at 11:00 am. [...] analog IC interview [...] …
detail

asic interview 3

2 Responses to “asic interview 3”. vlsi interview question says: August 15, 2009 at 11:21 am. [...] asic interview 3 [...] interview question says: …
detail

vlsi book

interview question VLSI FORUM. Electronics Wireless vlsi book [...] vlsi interview question says: January 4, 2010 at 2:53 pm. [...] vlsi book [...] …
detail

asic interview 4

2 Responses to “asic interview 4”. vlsi interview question says: July 27, 2009 at 11:03 am. [...] asic interview 4 [...] interview question says: …
detail

Verilog interview Question

Categories: vlsi Tags: basic, design, rfic, vlsi, vlsi interview. 2 Responses to “Verilog interview Question”. vlsi interview question says: …
detail

vlsi book

vlsi interview question says: August 15, 2009 at 11:21 am. [...] interview question VLSI FORUM. Electronics Wireless vlsi book [...] …
detail

analog research

Stanford VLSI Research Group ; mos.stanford.edu · Stanford Integrated Circuits Laboratory … Stanford Concurrent VLSI Architecture ;cva.stanford.edu …
detail

vlsi design tools

vlsi design tools. … VLSI Tool Overview. Process and Device Simulation …. Categories: vlsi Tags: design, IC design, rfic, vlsi, vlsi interview …
detail

vlsi companies in india

vlsi interview question; vlsi job applicant on vlsi interview question; Guru on JFET 2 · joseph on JFET 2; shiferaw on memory · jayasri on vlsi …
detail

vlsi tutorial

vlsi interview question says: September 18, 2009 at 9:34 am. [...] vlsi tutorial [...] …
detail

vlsi in india

VLSI Institutes India best Institutes offering a course in VLSI Design and allied …. Guru on vlsi interview question; vlsi job applicant on vlsi interview …
detail

2. vlsi interview question
3. vlsi interview questions
4. vlsi interview question
5. vlsi interview question 2
6. vlsi interview question 1
7. vlsi interview 3
8. vlsi interview 4
9. vlsi interview 5
10. vlsi interview 7
11. asic interview 1
12. Verilog interview Question
13. rf design interview questions
14. analog IC interview
15. asic interview 4
16. analog IC interview
17. cmos opamp design
18. vlsi book
19. asic interview 3
20. rf interview question
21. cmos two stage opamp
22. voltage reference
23. asic interview 2
24. free vlsi journal
25. vlsi – RF IC Electronics Wireless technologies
26. usa universities in vlsi
27. vlsi in india
28. VHDL Links
29. EDABOARD
30. vlsi conference ESSCIRC 2010