VERILOG Links

  • Verilog On-Line Tutorial, by Dr. Daniel Hyde

  • Verilog On-Line Mannual, by Prof. Gerrard Blair

  • Verilog Introduction for Digital Design

  • Rajesh Bawankule's Verilog and EDA Page

  • Alternate Verilog FAQ.

  • Celia's Verilog and EDA page

  • Project VeriPage (PLI resources)

  • Veripool: Public domain verilog resources



  • CMOS_FLIP FLOP DESIGN ,TSPC

  • IRSIM frequently asked questions

  • Alliance VHDL

  • VERIWELL : A verilog Simulator

  • MAGIC Layout Tool

  • SUPREM II

  • SUPREM III

  • SUPREM-IV.GS


  • PISCES

  • PISCES IIb

  • PISCES-2ET

  • PISCES 2H-B

  • MINIMOS 6.0

  • Ptolemy II (Ptolemy II is for modeling and design.)


  • Computer Aids for VLSI Design

  • Computer Science and Engineering Courses 

  • digital Integrated Circuit

  • eBooks by Subject

  • ECE 4984 Intro to VLSI

  • EDA Terms

  • EE 3714 Digital Devices

  • IC Design Links

  • IEICE Trans_Search System

  • Integrated Circuits

  • James F. Plusquellic: Publications

  • Layout Exercises

  • layout Hints Recommendations

  • CMOS LAYOUT

  • CMOS LAYOUT

  • CMOS LAYOUT

  • LECTURE NOTES

  • CMOS NAND GATE DESIGN

  • TSPC FLIP FLOP SCHEMATICS

  • VLSI LINKS

  • RESEARCH PAPERS


  • design flow vlsi design
    www-unix.ecs.umass.edu/~alaffely/lect3_01.ppt


    design flow for Cadence tool using Verilog.

  • Description of Cadence Layout Tool
    Source :http://www.ee.washington.edu

  • CMOS circuits
    Source :http://grove.ee.iastate.edu

  • Silicon Foundries

    • Silicon foundries related with analog, mixed signal and rfcmos process

  • ASIC Resources
    Source : http://www.eecg.toronto.edu

    -DISCUSSION - http://forum.rficdesign.com -RF DESIGN-